Strategies to Reduce Power during VLSI Circuit Testing

Verfügbarkeit:
Auf Lager.
Artikelnummer:
989244
  • Produktbeschreibung

    Strategies to Reduce Power during VLSI Circuit Testing

    Testing is now considered as one of the most important issues in the development process of integrated circuits. With the advent of deep sub-micron (DSM) technology, the tight constraints on power dissipation have created new challenges for testing low power VLSI circuits. This necessitates redesigning the traditional test techniques that do not account for power dissipation during test application. Test power is always expected to be higher than that in the normal mode of operation of a circuit. High test power may lead to permanent or temporal damage of the chip. The objective of this thesis is to develop strategies to reduce test power consumption, considering both dynamic and leakage power, without compromising the fault coverage and thus increasing the manufacturing yield. Four different strategies (three for external testing and one for internal testing) have been developed in such a way that they require either zero or very small overhead in terms of area. The techniques also have no impact on fault coverage and functional critical path
  • Zusatzinformation

    Autor
    Bindung
    Taschenbuch
    Verlag
    LAP Lambert Academic Publishing
    ISBN / EAN
    9783659255205
  • Sie könnten auch an folgenden Produkten interessiert sein

    Art.Nr. 1957499

    Mongelli:Molecular Dynamics Simulations

    99,95
    Art.Nr. 1028277

    Reiß:Praxisbuch IT-Dokumentation

    46,30
    Art.Nr. 1479181

    Ramirez Molina:Diseño de una arquitectu

    71,00
  • 0 Kundenmeinungen

    Schreiben Sie selbst eine Rezension

    Ihre Meinung interessiert uns – und hilft anderen Kunden bei der Auswahl.

    Wenn Sie dieses Eingabefeld sehen sollten, lassen Sie es leer!